Formal Verification of Arithmetic Circuits by Function Extraction
نویسندگان
چکیده
منابع مشابه
Function Verification of Combinational Arithmetic Circuits
FUNCTION VERIFICATION OF COMBINATIONAL ARITHMETIC CIRCUIT MAY 2015 DUO LIU B.S., JIANGNAN UNIVERSITY, WUXI, JIANGSU, CHINA M.S.E.C.E., UNIVERSITY OF MASSACHUSETTS AMHERST Directed by: Professor Maciej Ciesielski Hardware design verification is the most challenging part in overall hardware design process. It is because design size and complexity are growing very fast while the requirement for pe...
متن کاملFormal Verification By Specification Extraction 1
In this paper we describe Echo, a novel yet practical approach to the formal verification of implementations. Echo splits verification into two major parts. The first part verifies an implementation against a lowlevel specification. The second uses a technique called reverse synthesis to extract a high-level specification from the low-level specification. The extracted specification is proved t...
متن کاملMechanizing Verification of Arithmetic Circuits: SRT Division
The use of a rewrite-based theorem prover for verifying properties of arithmetic circuits is discussed. A prover such as Rewrite Rule Laboratory (RRL) can be used eeectively for establishing number-theoretic properties of adders, multipliers and dividers. Since veriication of adders and multipliers has been discussed elsewhere in earlier papers, the focus in this paper is on a divider circuit. ...
متن کاملDesign and formal verification of DZMBE+
In this paper, a new broadcast encryption scheme is presented based on threshold secret sharing and secure multiparty computation. This scheme is maintained to be dynamic in that a broadcaster can broadcast a message to any of the dynamic groups of users in the system and it is also fair in the sense that no cheater is able to gain an unfair advantage over other users. Another important feature...
متن کاملFormal verification of memory circuits by switch-level simulation
A logic simulator can prove the correctness of a digital circuit if it can be shown that only circuits implementing the system specification will produce a particular response to a sequence of simulation commands. Three-valued modeling, where the third state indicates a signal with unknown digital value, can greatly reduce the number of patterns that need to be simulated for complete verificati...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2016
ISSN: 0278-0070,1937-4151
DOI: 10.1109/tcad.2016.2547898